


# NAND01G-B2B NAND02G-B2C

1 Gbit, 2 Gbit,

# 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory

#### **Features**

- High Density NAND Flash memories
  - Up to 2 Gbit memory array
  - Cost effective solutions for mass storage applications
- NAND interface
  - x8 or x16 bus width
  - Multiplexed Address/ Data
  - Pinout compatibility for all densities
- Supply voltage: 1.8V/3.0V
- Page size
  - x8 device: (2048 + 64 spare) Bytesx16 device: (1024 + 32 spare) Words
- Block size
  - x8 device: (128K + 4K spare) Bytesx16 device: (64K + 2K spare) Words
- Page Read/Program
  - Random access: 25µs (max)
    Sequential access: 30ns (min)
    Page program time: 200µs (typ)
- Copy Back Program mode
- Cache Program and Cache Read modes
- Fast Block Erase: 2ms (typ)
- Status Register
- Electronic Signature
- Chip Enable 'don't care'



- Serial Number option
- Data protection
  - Hardware Block Locking
  - Hardware Program/Erase locked during Power transitions
- Data integrity
  - 100,000 Program/Erase cycles
  - 10 years Data Retention
- ECOPACK<sup>®</sup> packages
- Development tools
  - Error Correction Code models
  - Bad Blocks Management and Wear Leveling algorithms
  - Hardware simulation models

Table 1. Product List

Reference	Part Number
NAND01G-B2B	NAND01GR3B2B, NAND01GW3B2B
NANDUTG-626	NAND01GR4B2B, NAND01GW4B2B <sup>(1)</sup>
NANDOGO DOG	NAND02GR3B2C, NAND02GW3B2C
NAND02G-B2C	NAND02GR4B2C, NAND02GW4B2C <sup>(1)</sup>

<sup>1.</sup> x16 organization only available for MCP Products.

# **Contents**

1	Desc	Description								
2	Mem	Memory array organization								
	2.1	Bad blocks								
3	Sign	Signals description								
	3.1	Inputs/Outputs (I/O0-I/O7)								
	3.2	Inputs/Outputs (I/O8-I/O15)								
	3.3	Address Latch Enable (AL)								
	3.4	Command Latch Enable (CL)								
	3.5	Chip Enable (E)								
	3.6	Read Enable (R)								
	3.7	Write Enable (W) 16								
	3.8	Write Protect (WP)								
	3.9	Ready/Busy (RB)								
	3.10	V <sub>DD</sub> Supply Voltage								
	3.11	V <sub>SS</sub> Ground								
4	Bus	operations17								
	4.1	Command Input								
	4.2	Address Input								
	4.3	Data Input								
	4.4	Data Output								
	4.5	Write Protect								
	4.6	Standby								
5	Com	mand Set								
6	Devi	ce operations								
	6.1	Read Memory Array								
		6.1.1 Random Read								
		6.1.2 Page Read								

	6.2	Cache Read	24
	6.3	Page Program	25
		6.3.1 Sequential Input	25
		6.3.2 Random Data Input in a page	25
	6.4	Copy Back Program	27
	6.5	Cache Program	29
	6.6	Block Erase	30
	6.7	Reset	30
	6.8	Read Status Register	31
		6.8.1 Write Protection Bit (SR7)	31
		6.8.2 P/E/R Controller and Cache Ready/Busy Bit (SR6)	31
		6.8.3 P/E/R Controller Bit (SR5)	31
		6.8.4 Cache Program Error Bit (SR1)	32
		6.8.5 Error Bit (SR0)	32
		6.8.6 SR4, SR3 and SR2 are Reserved	32
	6.9	Read Electronic Signature	33
7	Data	protection	35
8	Softv	ware algorithms	36
	8.1	Bad Block Management	36
	8.2	NAND Flash memory failure modes	36
	8.3	Garbage Collection	38
	8.4	Wear-leveling algorithm	38
	8.5	Error Correction Code	38
	8.6	Hardware Simulation models	39
		8.6.1 Behavioral simulation models	39
			-
		8.6.2 IBIS simulations models	
9	Prog		39
9 10	_	8.6.2 IBIS simulations models	39 <b>40</b>
	Maxi	8.6.2 IBIS simulations models	39 <b>40</b> <b>41</b>
10	Maxi DC A	8.6.2 IBIS simulations models  gram and Erase Times and Endurance cycles  imum rating  And AC parameters	39 <b>40</b> <b>41</b> <b>42</b>
10	Maxi	8.6.2 IBIS simulations models	39 40 41 42 54

Contents	N/	NAND01G-B2B, NAND02G-B2C					
12	Package mechanical	57					
13	Part numbering	60					
14	Revision history	61					

# **List of tables**

Table 1.	Product List	1
Table 2.	Product Description	8
Table 3.	Signal Names	. 10
Table 4.	Valid Blocks	. 13
Table 5.	Bus Operations	. 18
Table 6.	Address Insertion, x8 Devices	. 18
Table 7.	Address Insertion, x16 Devices	. 19
Table 8.	Address Definitions, x8	. 19
Table 9.	Address Definitions, x16	. 19
Table 10.	Commands	. 20
Table 11.	Copy Back Program x8 Addresses	. 27
Table 12.	Copy Back Program x16 Addresses	. 27
Table 13.	Status Register Bits	. 32
Table 14.	Electronic Signature	. 33
Table 15.	Electronic Signature Byte 3	. 33
Table 16.	Electronic Signature Byte/Word 4	. 34
Table 17.	NAND Flash failure modes	. 37
Table 18.	Program, Erase Times and Program Erase Endurance Cycles	. 40
Table 19.	Absolute Maximum Ratings	. 41
Table 20.	Operating and AC Measurement Conditions	. 42
Table 21.	Capacitance	. 42
Table 22.	DC Characteristics, 1.8V Devices	. 43
Table 23.	DC Characteristics, 3V Devices	. 44
Table 24.	AC Characteristics for Command, Address, Data Input	. 45
Table 25.	AC Characteristics for Operations	. 46
Table 26.	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data	. 57
Table 27.	VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data .	. 58
Table 28.	VFBGA63 9x11mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data	. 59
Table 29.	Ordering Information Scheme	. 60
Table 30.	Document Revision History	. 61

# **List of figures**

Figure 1.	Logic Block Diagram9
Figure 2.	Logic Diagram9
Figure 3.	TSOP48 Connections
Figure 4.	VFBGA63 Connections (Top view through package)
Figure 5.	Memory Array Organization
Figure 6.	Read Operations
Figure 7.	Random Data Output During Sequential Data Output
Figure 8.	Cache Read Operation
Figure 9.	Page Program Operation
Figure 10.	Random Data Input During Sequential Data Input
Figure 11.	Copy Back Program
Figure 12.	Page Copy Back Program with Random Data Input28
Figure 13.	Cache Program Operation
Figure 14.	Block Erase Operation
Figure 15.	Bad Block Management Flowchart
Figure 16.	Garbage Collection
Figure 17.	Error Detection
Figure 18.	Equivalent Testing Circuit for AC Characteristics Measurement
Figure 19.	Command Latch AC waveforms
Figure 20.	Address Latch AC waveforms
Figure 21.	Data Input Latch AC waveforms
Figure 22.	Sequential Data Output after Read AC waveforms49
Figure 23.	Read Status Register AC waveform
Figure 24.	Read Electronic Signature AC waveform
Figure 25.	Page Read operation AC waveform
Figure 26.	Page Program AC waveform
Figure 27.	Block Erase AC waveform
Figure 28.	Reset AC waveform
Figure 29.	Program/Erase Enable waveform54
Figure 30.	Program/Erase Disable waveform
Figure 31.	Ready/Busy AC waveform
Figure 32.	Ready/Busy Load Circuit
Figure 33.	Resistor value versus waveform timings for Ready/Busy signal56
Figure 34.	Data Protection
Figure 35.	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline 57
Figure 36.	VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline 58
Figure 37.	VFBGA63 9x11mm - 6x8 active ball array, 0.80mm pitch, Package Outline 59

## 1 Description

ST NAND01G-B2B and NAND02G-B2C Flash 2112 Byte/ 1056 Word Page is a family of non-volatile Flash memories that uses NAND cell technology. The devices range from 1 Gbit to 2 Gbits and operate with either a 1.8V or 3V voltage supply. The size of a Page is either 2112 Bytes (2048 + 64 spare) or 1056 Words (1024 + 32 spare) depending on whether the device has a x8 or x16 bus width.

The address lines are multiplexed with the Data Input/Output signals on a multiplexed x8 or x16 Input/Output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased over 100,000 cycles. To extend the lifetime of NAND Flash devices it is strongly recommended to implement an Error Correction Code (ECC).

The devices feature a Write Protect pin that allows performing hardware protection against program and erase operations.

The devices feature an open-drain Ready/Busy output that can be used to identify if the Program/Erase/Read (P/E/R) Controller is currently active. The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor.

A Copy Back Program command is available to optimize the management of defective blocks. When a Page Program operation fails, the data can be programmed in another page without having to resend the data to be programmed.

Each device has Cache Program and Cache Read features which improve the program and read throughputs for large files. During Cache Programming, the device loads the data in a Cache Register while the previous data is transferred to the Page Buffer and programmed into the memory array. During Cache Reading, the device loads the data in a Cache Register while the previous data is transferred to the I/O Buffers to be read.

All devices have the Chip Enable Don't Care feature, which allows code to be directly downloaded by a microcontroller, as Chip Enable transitions during the latency time do not stop the read operation.

All devices have the option of a Unique Identifier (serial number), which allows each device to be uniquely identified.

The Unique Identifier options is subject to an NDA (Non Disclosure Agreement) and so not described in the datasheet. For more details of this option contact your nearest ST Sales office.

The devices are available in the following packages:

- TSOP48 (12 x 20mm)
- VFBGA63 (9.5 x 12 x 1mm, 0.8mm pitch) for NAND02G-B2C devices.
- VFBGA63 (9 x 11 x 1mm, 0.8mm pitch) for NAND01G-B2B devices.

In order to meet environmental requirements, ST offers the NAND01G-B2B and NAND02G-B2C in ECOPACK® packages. ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

For information on how to order these options refer to *Table 29: Ordering Information Scheme*. Devices are shipped from the factory with Block 0 always valid and the memory content bits, in valid blocks, erased to '1'.

See Table 2: Product Description, for all the devices available in the family.

Table 2. Product Description

								Timings				
Reference	Part Number	Density	Bus Width	Page Size	Block Size	Memory Array	Operatin g Voltage	Random access time (max)	Sequential access time (min)	Page Program time (typ)	Block Erase (typ)	Package
NAND01G -B2B	NAND01GR3B2B		x8	2048+	128K+		1.7 to 1.95V	25µs	50ns		2ms	VFBGA63 9x11mm
	NAND01GW3B2B	- 1Gbit	X8	64 Bytes	4K Bytes	64 Pages x 1024 Blocks	2.7 to 3.6V	25µs	30ns	2000		TSOP48
	NAND01GR4B2B		x16	1024+ 32 Words	64K+ 2K Words		1.7 to 1.95V	25µs	50ns			(1)
	NAND01GW4B2B						2.7 to 3.6V	25µs	30ns			(1)
	NAND02GR3B2C		x8	2048+	4 4K	64 Pages x	1.7 to 1.95V	25µs	50ns	200µs		VFBGA63 9.5x12mm
NAND02G	NAND02GW3B2C	2Gbit	хо	64 Bytes			2.7 to 3.6V	25µs	30ns			TSOP48
-B2C	NAND02GR4B2C	ZGDII		1024+	64K+ 2K	2048 Blocks	1.7 to 1.95V	25µs	50ns		2ms	(1)
	NAND02GW4B2C		x16	32 Words	Words		2.7 to 3.6V	25µs	30ns			(1)

<sup>1.</sup> x16 organization only available for MCP

Figure 1. Logic Block Diagram





Figure 2. Logic Diagram




1. x16 organization only available for MCP

Table 3. Signal Names


I/O8-15	Data Input/Outputs for x16 devices
I/O0-7	Data Input/Outputs, Address Inputs, or Command Inputs for x8 and x16 devices
AL	Address Latch Enable
CL	Command Latch Enable
Ē	Chip Enable
R	Read Enable
RB	Ready/Busy (open-drain output)
W	Write Enable
WP	Write Protect
V <sub>DD</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally
DU	Do Not Use

Figure 3. TSOP48 Connections



1. Available only for NAND01GW3B2B and NAND02GW3B2C 8-bit devices.

Figure 4. VFBGA63 Connections (Top view through package)



<sup>1.</sup> Available only for NAND01GR3B2B and NAND02GR3B2C 8-bit devices.

## 2 Memory array organization

The memory array is made up of NAND structures where 32 cells are connected in series.

The memory array is organized in blocks where each block contains 64 pages. The array is split into two areas, the main area and the spare area. The main area of the array is used to store data whereas the spare area is typically used to store Error correction Codes, software flags or Bad Block identification.

In x8 devices the pages are split into a 2048 Byte main area and a spare area of 64 Bytes. In the x16 devices the pages are split into a 1,024 Word main area and a 32 Word spare area. Refer to *Figure 5: Memory Array Organization*.

#### 2.1 Bad blocks

The NAND Flash 2112 Byte/ 1056 Word Page devices may contain Bad Blocks, that is blocks that contain one or more invalid bits whose reliability is not guaranteed. Additional Bad Blocks may develop during the lifetime of the device.

The Bad Block Information is written prior to shipping (refer to Section 8.1: Bad Block Management for more details).


Table 4: Valid Blocks shows the minimum number of valid blocks in each device. The values shown include both the Bad Blocks that are present when the device is shipped and the Bad Blocks that could develop later on.

These blocks need to be managed using Bad Blocks Management, Block Replacement or Error Correction Codes (refer to Section 8: Software algorithms).

Table 4. Valid Blocks

Density of Device	Min	Max
2 Gbits	2008	2048
1 Gbit	1004	1024

Figure 5. Memory Array Organization



## 3 Signals description

See Figure 2: Logic Diagram, and Table 3: Signal Names, for a brief overview of the signals connected to this device.

### **3.1** Inputs/Outputs (I/O0-I/O7)

Input/Outputs 0 to 7 are used to input the selected address, output the data during a Read operation or input a command or data during a Write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

## 3.2 Inputs/Outputs (I/O8-I/O15)

Input/Outputs 8 to 15 are only available in x16 devices. They are used to output the data during a Read operation or input data during a Write operation. Command and Address Inputs only require I/O0 to I/O7.

The inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating when the device is deselected or the outputs are disabled.

### 3.3 Address Latch Enable (AL)

The Address Latch Enable activates the latching of the Address inputs in the Command Interface. When AL is high, the inputs are latched on the rising edge of Write Enable.

## 3.4 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the Command inputs in the Command Interface. When CL is high, the inputs are latched on the rising edge of Write Enable.

## 3.5 Chip Enable $(\overline{E})$

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is low,  $V_{IL}$ , the device is selected. If Chip Enable goes high,  $v_{IH}$ , while the device is busy, the device remains selected and does not go into standby mode.

## 3.6 Read Enable $(\overline{R})$

The Read Enable pin,  $\overline{R}$ , controls the sequential data output during Read operations. Data is valid  $t_{RLQV}$  after the falling edge of  $\overline{R}$ . The falling edge of  $\overline{R}$  also increments the internal column address counter by one.

15/62

### 3.7 Write Enable $(\overline{W})$

The Write Enable input,  $\overline{W}$ , controls writing to the Command Interface, Input Address and Data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of 10µs (min) is required before the Command Interface is ready to accept a command. It is recommended to keep Write Enable high during the recovery time.

## 3.8 Write Protect (WP)

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low,  $V_{\rm IL}$ , the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, V<sub>II</sub>, during power-up and power-down.

## 3.9 Ready/Busy ( $\overline{RB}$ )

The Ready/Busy output,  $R\overline{B}$ , is an open-drain output that can be used to identify if the P/E/R Controller is currently active. When Ready/Busy is Low,  $V_{OL}$ , a read, program or erase operation is in progress. When the operation completes Ready/Busy goes High,  $V_{OH}$ .

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

Refer to the Section 11.1: Ready/Busy Signal electrical characteristics for details on how to calculate the value of the pull-up resistor.

## 3.10 V<sub>DD</sub> Supply Voltage

V<sub>DD</sub> provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever  $V_{DD}$  is below  $V_{LKO}$  (see *Table 22* and *Table 23*) to protect the device from any involuntary program/erase during power-transitions.

Each device in a system should have  $V_{DD}$  decoupled with a 0.1 $\mu$ F capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

## 3.11 V<sub>SS</sub> Ground

Ground,  $V_{SS_i}$  is the reference for the power supply. It must be connected to the system ground.

### 4 Bus operations

There are six standard bus operations that control the memory. Each of these is described in this section, see *Table 5: Bus Operations*, for a summary.

Typically, glitches of less than 5 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

### 4.1 Command Input

Command Input bus operations are used to give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input commands.

See Figure 19 and Table 24 for details of the timings requirements.

### 4.2 Address Input

Address Input bus operations are used to input the memory addresses. Four bus cycles are required to input the addresses for 1Gb devices whereas five bus cycles are required for the 2Gb device (refer to *Table 6* and *Table 7*, Address Insertion).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See Figure 20 and Table 24 for details of the timings requirements.

### 4.3 Data Input

Data Input bus operations are used to input the data to be programmed.

Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See Figure 21 and Table 24 and Table 25 for details of the timings requirements.

### 4.4 Data Output

Data Output bus operations are used to read: the data in the memory array, the Status Register, the lock status, the Electronic Signature and the Unique Identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low. The data is output sequentially using the Read Enable signal.

See Figure 22 and Table 25 for details of the timings requirements.

#### 4.5 Write Protect

Write Protect bus operations are used to protect the memory against program or erase operations. When the Write Protect signal is Low the device will not accept program or erase operations and so the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection even during power-up.

### 4.6 Standby

When Chip Enable is High the memory enters Standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

Table 5. Bus Operations

Bus Operation	Ē	AL	CL	R	W	WP	I/O0 - I/O7	I/O8 - I/O15 <sup>(1)</sup>
Command Input	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{IH}$	Rising	X <sup>(2)</sup>	Command	Х
Address Input	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Rising	Х	Address	Х
Data Input	V <sub>IL</sub>	$V_{IL}$	$V_{IL}$	$V_{IH}$	Rising	$V_{IH}$	Data Input	Data Input
Data Output	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Fallin g	V <sub>IH</sub>	Х	Data Output	Data Output
Write Protect	Х	Х	Х	Х	Х	V <sub>IL</sub>	Х	Х
Standby	V <sub>IH</sub>	Х	Х	Х	Х	V <sub>IL</sub> /V <sub>D</sub>	X	x

- 1. Only for x16 devices.
- 2.  $\overline{\mbox{WP}}$  must be  $\mbox{V}_{\mbox{IH}}$  when issuing a program or erase command.

Table 6. Address Insertion, x8 Devices

Bus Cycle <sup>(1)</sup>	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 <sup>st</sup>	A7	A6	A5	A4	А3	A2	A1	A0
2 <sup>nd</sup>	$V_{IL}$	$V_{IL}$	V <sub>IL</sub>	$V_{IL}$	A11	A10	A9	A8
3 <sup>rd</sup>	A19	A18	A17	A16	A15	A14	A13	A12
4 <sup>th</sup>	A27	A26	A25	A24	A23	A22	A21	A20
5 <sup>th(2)</sup>	$V_{IL}$	$V_{IL}$	V <sub>IL</sub>	$V_{IL}$	V <sub>IL</sub>	$V_{IL}$	V <sub>IL</sub>	A28

- 1. Any additional address input cycles will be ignored.
- 2. The fifth cycle is valid for 2Gb devices. A28 is for 2Gb devices only.

Table 7. Address Insertion, x16 Devices

Bus Cycle <sup>(1)</sup>	I/O8- I/O15	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	1/00
1 <sup>st</sup>	Х	A7	A6	A5	A4	А3	A2	A1	A0
2 <sup>nd</sup>	X	V <sub>IL</sub>	$V_{IL}$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	A10	A9	A8
3 <sup>rd</sup>	Х	A18	A17	A16	A15	A14	A13	A12	A11
4 <sup>th</sup>	Х	A26	A25	A24	A23	A22	A21	A20	A19
5 <sup>th(2)</sup>	Х	V <sub>IL</sub>	A27						

- 1. Any additional address input cycles will be ignored.
- 2. The fifth cycle is valid for 2Gb devices. A27 is for 2Gb devices only.

Table 8. Address Definitions, x8

Address	Definition	
A0 - A11	Column Address	
A12 - A17	Page Address	
A18 - A27	Block Address 1Gb device	
A18 - A28	Block Address 2Gb device	

Table 9. Address Definitions, x16

Address	Definition	
A0 - A10	Column Address	
A11 - A16	Page Address	
A17 - A26	Block Address 1Gb device	
A17 - A27	Block Address 2Gb device	

### 5 Command Set

All bus write operations to the device are interpreted by the Command Interface. The Commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is high. Device operations are selected by writing specific commands to the Command Register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The Commands are summarized in *Table 10: Commands*.

Table 10. Commands

	Bus Write Operations <sup>(1)</sup>				Commands
Command	1 <sup>st</sup> CYCLE	2 <sup>nd</sup> CYCLE	3 <sup>rd</sup> CYCLE	4 <sup>th</sup> CYCLE	accepted during busy
Read	00h	30h	_	_	
Random Data Output	05h	E0h	_	_	
Cache Read	00h	31h	_	_	
Exit Cache Read	34h	-	_	_	Yes <sup>(2)</sup>
Page Program (Sequential Input default)	80h	10h	_	-	
Random Data Input	85h	-	_	_	
Copy Back Program	00h	35h	85h	10h	
Cache Program	80h	15h	_	_	
Block Erase	60h	D0h	_	_	
Reset	FFh	-	_	_	Yes
Read Electronic Signature	90h	-	_	_	
Read Status Register	70h	-	-	_	Yes

<sup>1.</sup> The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are not shown.

<sup>2.</sup> Only during Cache Read busy.

### 6 Device operations

The following section gives the details of the device operations.

### 6.1 Read Memory Array

At Power-Up the device defaults to Read mode. To enter Read mode from another mode the Read command must be issued, see *Table 10: Commands*.

Once a Read command is issued two types of operations are available: Random Read and Page Read.

#### 6.1.1 Random Read

Each time the Read command is issued the first read is Random Read.

#### 6.1.2 Page Read

After the first Random Read access, the page data (2112 Bytes or 1056 Words) is transferred to the Page Buffer in a time of t<sub>WHBH</sub> (refer to *Table 25* for value). Once the transfer is complete the Ready/Busy signal goes High. The data can then be read out sequentially (from selected column address to last column address) by pulsing the Read Enable signal.

The device can output random data in a page, instead of the consecutive sequential data, by issuing a **Random Data Output command**.


The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command.

The Random Data Output command can be issued as many times as required within a page.

The Random Data Output command is not accepted during Cache Read operations.

Figure 6. Read Operations



1. Highest address depends on device density.

tBLBH1 (Read Busy time) RBR Address Inputs Address Inputs 30h E0h I/O 05h Data Output Data Output Cmd Cmd Cmd Cmd Code Code Code Code 5 Add cycles Row Add 1,2,3 Col Add 1,2 2Add cycles Col Add 1,2 Spare Area Spare Main Area Main Area Area ai08658

Figure 7. Random Data Output During Sequential Data Output

#### 6.2 Cache Read

The Cache Read operation is used to improve the read throughput by reading data using the Cache Register. As soon as the user starts to read one page, the device automatically loads the next page into the Cache Register.

An Cache Read operation consists of three steps (see Table 10: Commands):

- One bus cycle is required to setup the Cache Read command (the same as the standard Read command)
- 2. Four or Five (refer to *Table 6* and *Table 7*) bus cycles are then required to input the Start Address
- 3. One bus cycle is required to issue the Cache Read confirm command to start the P/E/R Controller.

The Start Address must be at the beginning of a page (Column Address = 00h, see *Table 8* and *Table 9*). This allows the data to be output uninterrupted after the latency time (t<sub>BLBH1</sub>), see *Figure 8* 

The Ready/Busy signal can be used to monitor the start of the operation. During the latency period the Ready/Busy signal goes Low, after this the Ready/Busy signal goes High, even if the device is internally downloading page n+1.

Once the Cache Read operation has started, the Status Register can be read using the Read Status Register command.

During the operation, SR5 can be read, to find out whether the internal reading is ongoing (SR5 = '0'), or has completed (SR5 = '1'), while SR6 indicates whether the Cache Register is ready to download new data.

To exit the Cache Read operation an Exit Cache Read command must be issued (see *Table 10*).

If the Exit Cache Read command is issued while the device is internally reading page n+1, pages n and n+1 will not be output.




Figure 8. Cache Read Operation

### 6.3 Page Program

The Page Program operation is the standard operation to program data to the memory array. Generally, the page is programmed sequentially, however the device does support Random Input within a page. It is recommended to address pages sequentially within a given block.

The memory array is programmed by page, however partial page programming is allowed where any number of Bytes (1 to 2112) or Words (1 to 1056) can be programmed.

The maximum number of consecutive partial page program operations allowed in the same page is four. After exceeding this a Block Erase command must be issued before any further program operations can take place in that page.

#### 6.3.1 Sequential Input

To input data sequentially the addresses must be sequential and remain in one block.

For Sequential Input each Page Program operation consists of five steps (see Figure 9):

- one bus cycle is required to setup the Page Program (Sequential Input) command (see Table 10)
- 2. four or five bus cycles are then required to input the program address (refer to *Table 6* and *Table 7*)
- 3. the data is then loaded into the Data Registers
- 4. one bus cycle is required to issue the Page Program confirm command to start the P/E/R Controller. The P/E/R will only start if the data has been loaded in step 3.
- 5. the P/E/R Controller then programs the data into the array.

#### 6.3.2 Random Data Input in a page

During a Sequential Input operation, the next sequential address to be programmed can be replaced by a random address, by issuing a Random Data Input command. The following two steps are required to issue the command:

- 1. one bus cycle is required to setup the Random Data Input command (see *Table 10*)
- 2. two bus cycles are then required to input the new column address (refer to Table 6)

Random Data Input can be repeated as often as required in any given page.

Once the program operation has started the Status Register can be read using the Read Status Register command. During program operations the Status Register will only flag errors for bits set to '1' that have not been successfully programmed to '0'.

During the program operation, only the Read Status Register and Reset commands will be accepted, all other commands will be ignored.

Once the program operation has completed the P/E/R Controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

The device remains in Read Status Register mode until another valid command is written to the Command Interface.

Figure 9. Page Program Operation





Figure 10. Random Data Input During Sequential Data Input



### 6.4 Copy Back Program

The Copy Back Program operation is used to copy the data stored in one page and reprogram it in another page.

The Copy Back Program operation does not require external memory and so the operation is faster and more efficient because the reading and loading cycles are not required. The operation is particularly useful when a portion of a block is updated and the rest of the block needs to be copied to the newly assigned block.

If the Copy Back Program operation fails an error is signalled in the Status Register. However as the standard external ECC cannot be used with the Copy Back Program operation bit error due to charge loss cannot be detected. For this reason it is recommended to limit the number of Copy Back Program operations on the same data and or to improve the performance of the ECC.

The Copy Back Program operation requires four steps:

- 1. The first step reads the source page. The operation copies all 1056 Words/ 2112 Bytes from the page into the Data Buffer. It requires:
  - one bus write cycle to setup the command
  - 4 or 5 bus write cycles to input the source page address (see Table 6 and Table 7)
  - one bus write cycle to issue the confirm command code
- 2. When the device returns to the ready state (Ready/Busy High), the next bus write cycle of the command is given with the 4 or 5 bus cycles to input the target page address (see *Table 6* and *Table 7*). Refer to *Table 11* for the addresses that must be the same for the Source and Target pages.
- Then the confirm command is issued to start the P/E/R Controller.

To see the Data Input cycle for modifying the source page and an example of the Copy Back Program operation refer to *Figure 11*.

A data input cycle to modify a portion or a multiple distant portion of the source page, is shown in *Figure 12*.


Table 11. Copy Back Program x8 Addresses

Density Same Address for Source and Target Page		
1 Gbit	no constraint	
2 Gbit	A28	

Table 12. Copy Back Program x16 Addresses


Density	Same Address for Source and Target Pages	
1 Gbit	no constraint	
2 Gbit	A27	

Figure 11. Copy Back Program



1. Copy back program is only permitted between odd address pages or even address pages.

Figure 12. Page Copy Back Program with Random Data Input



#### 6.5 Cache Program

The Cache Program operation is used to improve the programming throughput by programming data using the Cache Register. The Cache Program operation can only be used within one block. The Cache Register allows new data to be input while the previous data that was transferred to the Page Buffer is programmed into the memory array.

The following sequence is required to issue a Cache Program operation (refer to Figure 13):

- First of all the program setup command is issued: one bus cycle to issue the program setup command then 4 or 5 bus write cycles to input the address (see *Table 6* and *Table 7*). The data is then input (up to 2112 Bytes/ 1056 Words) and loaded into the Cache Register.
- 2. One bus cycle is required to issue the confirm command to start the P/E/R Controller.
- 3. The P/E/R Controller then transfers the data to the Page Buffer. During this the device is busy for a time of t<sub>WHBH2</sub>.
- 4. Once the data is loaded into the Page Buffer the P/E/R Controller programs the data into the memory array. As soon as the Cache Registers are empty (after t<sub>WHBH2</sub>) a new Cache program command can be issued, while the internal programming is still executing.

Once the program operation has started the Status Register can be read using the Read Status Register command. During Cache Program operations SR5 can be read to find out whether the internal programming is ongoing (SR5 = '0') or has completed (SR5 = '1') while SR6 indicates whether the Cache Register is ready to accept new data. If any errors have been detected on the previous page (Page N-1), the Cache Program Error Bit SR1 will be set to '1', while if the error has been detected on Page N the Error Bit SR0 will be set to '1'.

When the next page (Page N) of data is input with the Cache Program command,  $t_{WHBH2}$  is affected by the pending internal programming. The data will only be transferred from the Cache Register to the Page Buffer when the pending program cycle is finished and the Page Buffer is available.

If the system monitors the progress of the operation using only the Ready/Busy signal, the last page of data must be programmed with the Page Program confirm command (10h).

If the Cache Program confirm command (15h) is used instead, Status Register bit SR5 must be polled to find out if the last programming is finished before starting any other operations.




Figure 13. Cache Program Operation

- 1. Up to 64 pages can be programmed in one Cache Program operation.
- 2. t<sub>CACHEPG</sub> is the program time for the last page + the program time for the (last 1)<sup>th</sup> page (Program command cycle time + Last page data loading time).

#### 6.6 Block Erase

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All previous data in the block is lost.

An erase operation consists of three steps (refer to Figure 14):


- 1. One bus cycle is required to setup the Block Erase command. Only addresses A18-A28 (x8) or A17-A27 (x16) are used, the other address inputs are ignored.
- 2. two or three bus cycles are then required to load the address of the block to be erased. Refer to *Table 8* and *Table 9* for the block addresses of each device.
- 3. one bus cycle is required to issue the Block Erase confirm command to start the P/E/R Controller.

The operation is initiated on the rising edge of write Enable,  $\overline{W}$ , after the confirm command is issued. The P/E/R Controller handles Block Erase and implements the verify process.

During the Block Erase operation, only the Read Status Register and Reset commands will be accepted, all other commands will be ignored.

Once the program operation has completed the P/E/R Controller bit SR6 is set to '1' and the Ready/Busy signal goes High. If the operation completed successfully, the Write Status Bit SR0 is '0', otherwise it is set to '1'.

Figure 14. Block Erase Operation



#### 6.7 Reset

The Reset command is used to reset the Command Interface and Status Register. If the Reset command is issued during any operation, the operation will be aborted. If it was a program or erase operation that was aborted, the contents of the memory locations being modified will no longer be valid as the data will be partially programmed or erased.

If the device has already been reset then the new Reset command will not be accepted.

The Ready/Busy signal goes Low for  $t_{BLBH4}$  after the Reset command is issued. The value of  $t_{BLBH4}$  depends on the operation that the device was performing when the command was issued, refer to *Table 25: AC Characteristics for Operations* for the values.

#### 6.8 Read Status Register

The device contains a Status Register which provides information on the current or previous Program or Erase operation. The various bits in the Status Register convey information and errors on the operation.

The Status Register is read by issuing the Read Status Register command. The Status Register information is present on the output data bus (I/O0-I/O7) on the falling edge of Chip Enable or Read Enable, whichever occurs last. When several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip Enable or Read Enable signals to update the contents of the Status Register.

After the Read Status Register command has been issued, the device remains in Read Status Register mode until another command is issued. Therefore if a Read Status Register command is issued during a Random Read cycle a new Read command must be issued to continue with a Page Read operation.

The Status Register bits are summarized in *Table 13: Status Register Bits*,. Refer to *Table 13* in conjunction with the following text descriptions.

#### 6.8.1 Write Protection Bit (SR7)

The Write Protection bit can be used to identify if the device is protected or not. If the Write Protection bit is set to '1' the device is not protected and program or erase operations are allowed. If the Write Protection bit is set to '0' the device is protected and program or erase operations are not allowed.

#### 6.8.2 P/E/R Controller and Cache Ready/Busy Bit (SR6)

Status Register bit SR6 has two different functions depending on the current operation.

During Cache Program operations SR6 acts as a Cache Program Ready/Busy bit, which indicates whether the Cache Register is ready to accept new data. When SR6 is set to '0', the Cache Register is busy and when SR6 is set to '1', the Cache Register is ready to accept new data.

During all other operations SR6 acts as a P/E/R Controller bit, which indicates whether the P/E/R Controller is active or inactive. When the P/E/R Controller bit is set to '0', the P/E/R Controller is active (device is busy); when the bit is set to '1', the P/E/R Controller is inactive (device is ready).

#### 6.8.3 P/E/R Controller Bit (SR5)

The Program/Erase/Read Controller bit indicates whether the P/E/R Controller is active or inactive. When the P/E/R Controller bit is set to '0', the P/E/R Controller is active (device is busy); when the bit is set to '1', the P/E/R Controller is inactive (device is ready).

#### 6.8.4 Cache Program Error Bit (SR1)

The Cache Program Error bit can be used to identify if the previous page (page N-1) has been successfully programmed or not in a Cache Program operation. SR1 is set to '1' when the Cache Program operation has failed to program the previous page (page N-1) correctly. If SR1 is set to '0' the operation has completed successfully.

The Cache Program Error bit is only valid during Cache Program operations, during other operations it is Don't Care.

#### 6.8.5 Error Bit (SR0)

The Error bit is used to identify if any errors have been detected by the P/E/R Controller. The Error Bit is set to '1' when a program or erase operation has failed to write the correct data to the memory. If the Error Bit is set to '0' the operation has completed successfully. The Error Bit SR0, in a Cache Program operation, indicates a failure on Page N.

### 6.8.6 SR4, SR3 and SR2 are Reserved

Table 13. Status Register Bits

Bit	Name	Logic Level	Definition
SR7	Write Protection	'1'	Not Protected
SK/	write Protection	'0'	Protected
	Program/ Erase/ Read	'1'	P/E/R C inactive, device ready
SR6	Controller	'0'	P/E/R C active, device busy
SKO	Cooks Boody/Busy	'1'	Cache Register ready (Cache operation only)
	Cache Ready/Busy	'0'	Cache Register busy (Cache operation only)
SR5	Program/ Erase/ Read	'1'	P/E/R C inactive, device ready
SKS	Controller <sup>(1)</sup>	'0'	P/E/R C active, device busy
SR4, SR3, SR2	Reserved	Don't Care	
CD1	SR1 Cache Program Error <sup>(2)</sup>		Page N-1 failed in Cache Program operation
SR1 Cache Program Error <sup>(2)</sup>		'0'	Page N-1 programmed successfully
	Generic Error	'1'	Error – operation failed
ODO	Generic Error	'0'	No Error – operation successful
SR0	Cacho Brogram Error	'1'	Page N failed in Cache Program operation
	Cache Program Error	'0'	Page N programmed successfully

<sup>1.</sup> Only valid for Cache Program operations, for other operations it is same as SR6.

<sup>2.</sup> Only valid for Cache operations, for other operations it is Don't Care.

## 6.9 Read Electronic Signature

The device contains a Manufacturer Code and Device Code. To read these codes three steps are required:

- 1. one Bus Write cycle to issue the Read Electronic Signature command (90h)
- 2. one Bus Write cycle to input the address (00h)
- 3. four Bus Read Cycles to sequentially output the data (as shown in *Table 14: Electronic Signature*).

Table 14. Electronic Signature

	Byte/Word 1	Byte/Word 2	Byte/Word 3	Byte/Word 4
Part Number	Manufacturer Code	1		(see <i>Table 16</i> )
NAND01GR3B2B	20h	A1h		15h
NAND01GW3B2B	2011	F1h		1Dh
NAND01GR4B2B	0020h	B1h		55h
NAND01GW4B2B	002011	C1h	80h	5Dh
NAND02GR3B2C	20h	AAh	8011	15h
NAND02GW3B2C	2011	DAh		1Dh
NAND02GR4B2C	0020h	BAh		55h
NAND02GW42C	002011	CAh		5Dh

Table 15. Electronic Signature Byte 3

I/O	Definition	Value	Description
		0 0	1
1/04 1/00	Internal Chin number	0 1	2
I/O1-I/O0	Internal Chip number	1 0	4
		1 1	2 4 8 2-level cell 4-level cell 8-level cell 16-level cell 1 2 4 8
		0 0	2-level cell
I/O3-I/O2	Coll Type	0 1	4-level cell
1/03-1/02	Cell Type	1 0	8-level cell
		1 1	16-level cell
		0 0	1
1/05-1/04	Number of simultaneously programmed pages	0 1	2
1/05-1/04		1 0	4
		1 1	8
1/06	Interleaved Programming		Not supported
I/O6	between multiple devices	1	Supported
1/07	Cache Program	0	Not supported
1/07	Cache Program	1	Supported

33/62

Table 16. Electronic Signature Byte/Word 4

I/O	Definition	Value	Description
		0 0	1KBytes
1/04 1/00	Page Size	0 1	2KBytes
I/O1-I/O0	(Without Spare Area)	1 0	Reserved
		1 1	Reserved
1/02	Spare Area Size	0	8
I/O2	(Byte / 512 Byte)	1	16
		0 0	50ns
1/07 1/02	Minimum sequential	0 1	30ns
I/O7, I/O3	access time	1 0	25ns
		1 1	Reserved
		0 0	64KBytes
1/05-1/04	Block Size	0 1	128KBytes
	(Without Spare Area)	1 0	256KBytes
		1 1	Reserved
1/06	Organization	0	X8
1/06	Organization	1	X16

# 7 Data protection

The device has hardware features to protect against program and erase operations.

It features a Write Protect,  $\overline{WP}$ , pin, which can be used to protect the device against program and erase operations. It is recommended to keep  $\overline{WP}$  at  $V_{IL}$  during power-up and power-down.

In addition, to protect the memory from any involuntary program/erase operations during power-transitions, the device has an internal voltage detector which disables all functions whenever  $V_{DD}$  is below  $V_{LKO}$  (see *Table 22* and *Table 23*).

47/

## 8 Software algorithms

This section gives information on the software algorithms that ST recommends to implement to manage the Bad Blocks and extend the lifetime of the NAND device.

NAND Flash memories are programmed and erased by Fowler-Nordheim tunneling using a high voltage. Exposing the device to a high voltage for extended periods can cause the oxide layer to be damaged. For this reason, the number of program and erase cycles is limited (see *Table 18* for value) and it is recommended to implement Garbage Collection, a Wear-Leveling Algorithm and an Error Correction Code, to extend the number of program and erase cycles and increase the data retention.

To help integrate a NAND memory into an application ST Microelectronics can provide a File System OS Native reference software, which supports the basic commands of file management.

Contact the nearest ST Microelectronics sales office for more details.

#### 8.1 Bad Block Management

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor.

The devices are supplied with all the locations inside valid blocks erased (FFh). The Bad Block Information is written prior to shipping. Any block, where the 1st and 6th Bytes, or 1st Word, in the spare area of the 1st page, does not contain FFh, is a Bad Block.

The Bad Block Information must be read before any erase is attempted as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information it is recommended to create a Bad Block table following the flowchart shown in *Figure 15*.

## 8.2 NAND Flash memory failure modes

Over the lifetime of the device additional Bad Blocks may develop.

To implement a highly reliable system, all the possible failure modes must be considered:

- Program/Erase failure: in this case the block has to be replaced by copying the data to a valid block. These additional Bad Blocks can be identified as attempts to program or erase them will give errors in the Status Register.
  As the failure of a Page Program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. The Copy Back
  - copying the rest of the replaced block to an available valid block. The Copy Back Program command can be used to copy the data to a valid block. See Section 6.4: Copy Back Program for more details.
- Read failure: in this case, ECC correction must be implemented. To efficiently use the
  memory space, it is recommended to recover single-bit error in read by ECC, without
  replacing the whole block.

Refer to *Table 17* for the procedure to follow if an error occurs during an operation.

Table 17. NAND Flash failure modes

Operation	Procedure
Erase	Block Replacement
Program	Block Replacement or ECC
Read	ECC

Figure 15. Bad Block Management Flowchart





Figure 16. Garbage Collection



### 8.3 Garbage Collection

When a data page needs to be modified, it is faster to write to the first available page, and the previous page is marked as invalid. After several updates it is necessary to remove invalid pages to free some memory space.

To free this memory space and allow further program operations it is recommended to implement a Garbage Collection algorithm. In a Garbage Collection software the valid pages are copied into a free area and the block containing the invalid pages is erased (see *Figure 16*).

### 8.4 Wear-leveling algorithm

For write-intensive applications, it is recommended to implement a Wear-leveling Algorithm to monitor and spread the number of write cycles per block.

In memories that do not use a Wear-Leveling Algorithm not all blocks get used at the same rate. Blocks with long-lived data do not endure as many write cycles as the blocks with frequently-changed data.

The Wear-leveling Algorithm ensures that equal use is made of all the available write cycles for each block. There are two wear-leveling levels:

- First Level Wear-leveling, new data is programmed to the free blocks that have had the fewest write cycles
- Second Level Wear-leveling, long-lived data is copied to another block so that the original block can be used for more frequently-changed data.

The Second Level Wear-leveling is triggered when the difference between the maximum and the minimum number of write cycles per block reaches a specific threshold.

#### 8.5 Error Correction Code

An Error Correction Code (ECC) can be implemented in the NAND Flash memories to identify and correct errors in the data.

For every 2048 bits in the device it is recommended to implement 22 bits of ECC (16 bits for line parity plus 6 bits for column parity).

An ECC model is available in VHDL or Verilog. Contact the nearest ST Microelectronics sales office for more details.




Figure 17. Error Detection

### 8.6 Hardware Simulation models

#### 8.6.1 Behavioral simulation models

Denali Software Corporation models are platform independent functional models designed to assist customers in performing entire system simulations (typical VHDL/Verilog). These models describe the logic behavior and timings of NAND Flash devices, and so allow software to be developed before hardware.

#### 8.6.2 IBIS simulations models

IBIS (I/O Buffer Information Specification) models describe the behavior of the I/O buffers and electrical characteristics of Flash devices.

These models provide information such as AC characteristics, rise/fall times and package mechanical data, all of which are measured or simulated at voltage and temperature ranges wider than those allowed by target specifications.

IBIS models are used to simulate PCB connections and can be used to resolve compatibility issues when upgrading devices. They can be imported into SPICETOOLS.

# 9 Program and Erase Times and Endurance cycles

The Program and Erase times and the number of Program/ Erase cycles per block are shown in *Table 18*.

Table 18. Program, Erase Times and Program Erase Endurance Cycles

Parameters		NAND Flash				
raiailleteis	Min	Тур	Max	Unit		
Page Program Time		200	700	μs		
Block Erase Time		2	3	ms		
Program/Erase Cycles (per block)	100,000			cycles		
Data Retention	10			years		

## 10 Maximum rating

Stressing the device above the ratings listed in *Table 19: Absolute Maximum Ratings*, may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 19. Absolute Maximum Ratings

Cumbal	Doromoto	Va	Unit		
Symbol	Parameter	Parameter -		Max	Unit
T <sub>BIAS</sub>	Temperature Under Bias		- 50	125	°C
T <sub>STG</sub>	Storage Temperature	Storage Temperature		150	°C
V <sub>IO</sub> <sup>(1)</sup>	Input or Output Voltage	1.8V devices	- 0.6	2.7	V
۸۱0, ۱	Input or Output Voltage	3 V devices	- 0.6	4.6	V
V	Supply Voltage	1.8V devices	- 0.6	2.7	V
$V_{DD}$	Supply voltage	3 V devices	- 0.6	4.6	V

<sup>1.</sup> Minimum Voltage may undershoot to -2V for less than 20ns during transitions on input and I/O pins. Maximum voltage may overshoot to  $V_{\rm DD}$  + 2V for less than 20ns during transitions on I/O pins.

# 11 DC And AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 20: Operating and AC Measurement Conditions*. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 20. Operating and AC Measurement Conditions

Parameter		NAND	Flash	Units
Parameter		Min	Max	Units
Supply Voltage (V	1.8V devices	1.7	1.95	V
Supply Voltage (V <sub>DD</sub> )	3V devices	2.7	3.6	V
Ambient Temperature (T.)	Grade 1	0	70	°C
Ambient Temperature (T <sub>A</sub> )	Grade 6	-40	85	°C
Load Capacitance (C <sub>L</sub> )	1.8V devices	30		pF
(1 TTL GATE and C <sub>L</sub> )	3V devices (2.7 - 3.6V)	50		pF
Input Bulgos Voltages	1.8V devices	0	$V_{DD}$	V
Input Pulses Voltages	3V devices	0.4	2.4	V
Input and Output Timing Ref. Voltages		V <sub>D</sub>	<sub>D</sub> /2	V
Output Circuit Resistor R <sub>ref</sub>		8.	35	kΩ
Input Rise and Fall Times		į	5	ns

Table 21. Capacitance<sup>(1)</sup>

Symbol	Parameter	Test Condition	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>I/O</sub>	Input/Output Capacitance <sup>(2)</sup>	V <sub>IL</sub> = 0V		10	pF

<sup>1.</sup>  $T_A = 25$ °C, f = 1 MHz.  $C_{IN}$  and  $C_{I/O}$  are not 100% tested

<sup>2.</sup> Input/output capacitances double in stacked devices

Table 22. DC Characteristics, 1.8V Devices

Symbol	Paramete	er	Test Conditions	Min	Тур	Max	Unit
I <sub>DD1</sub>	Operating	Sequential Read	$t_{RLRL}$ minimum $\overline{E}=V_{IL,}$ $I_{OUT}=0$ mA	-	8	15	mA
I <sub>DD2</sub>	Current	Program	-	-	8	15	mA
I <sub>DD3</sub>		Erase	-	-	8	15	mA
I <sub>DD5</sub>	Standby Current (	Standby Current (CMOS) <sup>(1)</sup>		-	10	50	μA
ILI	Input Leakage C	Current <sup>(1)</sup>	V <sub>IN</sub> = 0 to V <sub>DD</sub> max	-	-	±10	μA
I <sub>LO</sub>	Output Leakage	Current <sup>(1)</sup>	V <sub>OUT</sub> = 0 to V <sub>DD</sub> max	-	-	±10	μA
V <sub>IH</sub>	Input High Vo	oltage	-	V <sub>DD</sub> -0.4	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Vo	ltage	-	-0.3	-	0.4	V
V <sub>OH</sub>	Output High Volta	age Level	I <sub>OH</sub> = -100μA	V <sub>DD</sub> -0.1	-	-	V
V <sub>OL</sub>	Output Low Volta	age Level	I <sub>OL</sub> = 100μA	-	-	0.1	V
I <sub>OL</sub> (RB)	Output Low Curr	ent (RB)	V <sub>OL</sub> = 0.1V	3	4		mA
V <sub>LKO</sub>	V <sub>DD</sub> Supply Voltage Program loc		-	-	-	1.1	V

<sup>1.</sup> Leakage current and standby current double in stacked devices

Figure 18. Equivalent Testing Circuit for AC Characteristics Measurement




Table 23. DC Characteristics, 3V Devices

Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
I <sub>DD1</sub>	Operating	Sequential Read	$t_{RLRL}$ minimum $\overline{E} = V_{IL}$ , $I_{OUT} = 0$ mA	-	10	20	mA
I <sub>DD2</sub>	Current	Program	-	-	10	20	mA
I <sub>DD3</sub>		Erase	-	-	10	20	mA
I <sub>DD4</sub>	Standby current	(TTL) <sup>(1)</sup>	E=V <sub>IH</sub> , WP=0/V <sub>DD</sub>			1	mA
I <sub>DD5</sub>	Standby Current (	(CMOS) <sup>(1)</sup>	E=V <sub>DD</sub> -0.2, WP=0/V <sub>DD</sub>	-	10	50	μА
I <sub>LI</sub>	Input Leakage C	Current <sup>(1)</sup>	V <sub>IN</sub> = 0 to V <sub>DD</sub> max	-	-	±10	μA
I <sub>LO</sub>	Output Leakage	Current <sup>(1)</sup>	V <sub>OUT</sub> = 0 to V <sub>DD</sub> max	-	-	±10	μA
V <sub>IH</sub>	Input High Vo	oltage	-	0.8V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Vo	ltage	-	-0.3	-	0.2V <sub>DD</sub>	V
V <sub>OH</sub>	Output High Volta	age Level	I <sub>OH</sub> = -400μA	2.4	-	-	V
V <sub>OL</sub>	Output Low Volta	age Level	I <sub>OL</sub> = 2.1mA	-	-	0.4	V
I <sub>OL</sub> (RB)	Output Low Curr	ent (RB)	V <sub>OL</sub> = 0.4V	8	10		mA
V <sub>LKO</sub>	V <sub>DD</sub> Supply Voltage Program loc		-	-	-	1.7	V

<sup>1.</sup> Leakage current and standby current double in stacked devices

Table 24. AC Characteristics for Command, Address, Data Input

Symbol	Alt. Symbol	Parameter			1.8V Devices	3V Devices	Unit
t <sub>ALLWH</sub>	+	Address Latch Low to Write Enable High	AL Setup time	Min	25	15	ns
t <sub>ALHWH</sub>	t <sub>ALS</sub>	Address Latch High to Write Enable High	AL Setup time	IVIIII	25	15	115
t <sub>CLHWH</sub>	<b>+</b>	Command Latch High to Write Enable High	CL Sotup time	Min	25	15	ns
t <sub>CLLWH</sub>	t <sub>CLS</sub>	Command Latch Low to Write Enable High	- CL Setup time	IVIIII	25	15	115
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	Data Setup time	Min	20	15	ns
t <sub>ELWH</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable High	E Setup time	Min	35	20	ns
t <sub>WHALH</sub>	+	Write Enable High to Address Latch High	AL Hold time	Min	10	5	ns
t <sub>WHALL</sub>	t <sub>ALH</sub>	Write Enable High to Address Latch Low	AL Hold time	Min	10	5	115
twhclh	4.	Write Enable High to Command Latch High	CL hold time	Min	10	5	ns
t <sub>WHCLL</sub>	<sup>t</sup> CLH	Write Enable High to Command Latch Low	CL Hold time	IVIIII	10	5	115
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	Data Hold time	Min	10	5	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	E Hold time	Min	10	5	ns
t <sub>WHWL</sub>	t <sub>WH</sub>	Write Enable High to Write Enable Low	W High Hold time	Min	15	10	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	W Pulse Width	Min	25	15	ns
t <sub>WLWL</sub>	t <sub>WC</sub>	Write Enable Low to Write Enable Low	Write Cycle time	Min	45	30	ns


Table 25. AC Characteristics for Operations<sup>(1)</sup>

		laracteristics for Op					
Symbol	Alt. Symbol		Parameter		1.8V Devices	3V Devices	Unit
t <sub>ALLRL1</sub>	+	Address Latch Low to	Read Electronic Signature	Min	10	10	ns
t <sub>ALLRL2</sub>	t <sub>AR</sub>	Read Enable Low	Read cycle	Min	10	10	ns
t <sub>BHRL</sub>	t <sub>RR</sub>	Ready/Busy High to Re	ead Enable Low	Min	20	20	ns
t <sub>BLBH1</sub>			Read Busy time	Max	25	25	μs
t <sub>BLBH2</sub>	t <sub>PROG</sub>		Program Busy time	Max	700	700	μs
t <sub>BLBH3</sub>	$t_{BERS}$	Ready/Busy Low to	Erase Busy time	Max	3	3	ms
t <sub>BLBH4</sub>		Ready/Busy High	Reset Busy time, during ready	Max	5	5	μs
t	t		Cache Busy time	Тур	3	3	μs
t <sub>BLBH5</sub>	t <sub>CBSY</sub>		Cache busy time	Max	700	700	μs
			Reset Busy time, during read	Max	5	5	μs
t <sub>WHBH1</sub>	$t_{RST}$	Write Enable High to Ready/Busy High	Reset Busy time, during program	Max	10	10	μs
			Reset Busy time, during erase	Max	500	500	μs
t <sub>CLLRL</sub>	t <sub>CLR</sub>	Command Latch Low t	o Read Enable Low	Min	10	10	ns
t <sub>DZRL</sub>	t <sub>IR</sub>	Data Hi-Z to Read Ena	able Low	Min	0	0	ns
t <sub>EHQZ</sub>	t <sub>CHZ</sub>	Chip Enable High to O	utput Hi-Z	Max	30	30	ns
t <sub>RHQZ</sub>	t <sub>RHZ</sub>	Read Enable High to	Output Hi-z	Max	30	30	ns
t <sub>WHWH</sub>	t <sub>ADL</sub> <sup>(2)</sup>	Last Address latched to Program operations	o Data Loading Time during	Min	100	100	ns
t <sub>VHWH</sub>	t <sub>WW</sub> <sup>(3)</sup>	Write Protection time		Min	100	100	ns
t <sub>RHRL2</sub>	t <sub>CRRH</sub>	Read Enable High hold	d time during Cache Read operation	Min	50	50	ns
t <sub>ELQV</sub>	t <sub>CEA</sub>	Chip Enable Low to Ou	utput Valid	Max	45	25	ns
t <sub>RHRL</sub>	t <sub>REH</sub>	Read Enable High to Read Enable Low	Read Enable High Hold time	Min	15	10	ns
t <sub>EHQX</sub>	т	Chin Enable high or Be	ead Enable high to Output Hold	Min	10	10	20
t <sub>RHQX</sub>	T <sub>OH</sub>	Chip Enable high of Re	ead Eriable fligh to Output Hold	IVIIII	10	10	ns
t <sub>RLRH</sub>	t <sub>RP</sub>	Read Enable Low to Read Enable High	Read Enable Pulse Width	Min	25	15	ns
t <sub>RLRL</sub>	t <sub>RC</sub>	Read Enable Low to Read Enable Low	Read Cycle time	Min	50	30	ns
		Read Enable Low to	Read Enable Access time	N4	00	00	
t <sub>RLQV</sub>	$t_{REA}$	Output Valid	Read ES Access time <sup>(4)</sup>	Max	30	20	ns
t <sub>WHBH</sub>	t <sub>R</sub>	Write Enable High to Ready/Busy High	Read Busy time	Max	25	25	μs
t <sub>WHBL</sub>	t <sub>WB</sub>	Write Enable High to R	Ready/Busy Low	Max	100	100	ns
t <sub>WHRL</sub>	t <sub>WHR</sub>	Write Enable High to R	Read Enable Low	Min	60	60	ns

46/62

- 1. The time to Ready depends on the value of the pull-up resistor tied to the Ready/Busy pin. See *Figure 31*, *Figure 32* and *Figure 33*.
- 2.  $t_{WHWH}$  is the time from  $\overline{W}$  rising edge during the final address cycle to  $\overline{W}$  rising edge during the first data cycle.
- During a Program/Erase Enable Operation, t<sub>WW</sub> is the delay from WP high to W High. During a Program/Erase Disable Operation, t<sub>WW</sub> is the delay from WP Low to W High.
- 4. ES = Electronic Signature.

Figure 19. Command Latch AC waveforms



Adrress cycle 4 Adrress cycle 5

ai13106

Adrress cycle 3

tCLLWH (CL Setup time) CL tWLWL tWLWL - tWLWL tWLWL tELWH (E Setup tim Ē tWLWH tWLWH-► tWLWH ► tWLWH ► tWLWH- $\overline{\mathsf{W}}$ tWHWL tWHWL tWHWL tWHWL tALHWH (AL Setup time) tWHALL→ tWHALL tWHALL→ tWHALL→ ΑL tDVWH (Data Setup time tDVWH tDVWH tDVWH tDVWH **◆tWHDX** (Data Hold tim **◆**tWHDX **◆**tWHDX **◆**tWHDX **◆**tWHDX


Adrress cycle 2

Figure 20. Address Latch AC waveforms

1. A fifth address cycle is required for 2Gb devices only.

Adrress cycle 1

Figure 21. Data Input Latch AC waveforms



1. Data In Last is 2112 in x8 devices and 1056 in x16 devices.

577


I/O


— tRLRL— (Read Cycle time) Ē tRHRL (R High Holdtime) tEHQZ **▶** R tRHQZ tRHQZ-\_tRLQV ▶ (R Accesstime) +tRLQV tRLQV ► I/O Data Out Data Out Data Out tBHRL ▶ RBai08031


Figure 22. Sequential Data Output after Read AC waveforms

1. CL = Low, AL = Low,  $\overline{W} = High$ .

Figure 23. Read Status Register AC waveform







Refer to Table 14 for the values of the Manufacturer and Device Codes, and to Table 15 and Table 16 for the information contained in Byte 3 and 4.





Figure 25. Page Read operation AC waveform


1. A fifth address cycle is required for 2Gb devices only.

Figure 26. Page Program AC waveform



1. A fifth address cycle is required for 2Gb devices only.

Figure 27. Block Erase AC waveform



1. Address cycle 3 is required for 2Gb devices only.

Figure 28. Reset AC waveform




Figure 29. Program/Erase Enable waveform





Figure 30. Program/Erase Disable waveform



## 11.1 Ready/Busy Signal electrical characteristics

Figure 32, Figure 31 and Figure 33 show the electrical characteristics for the Ready/Busy signal. The value required for the resistor  $R_P$  can be calculated using the following equation:

$$\mathsf{R}_{\mathsf{P}}\mathsf{min} = \frac{(\mathsf{V}_{\mathsf{DDmax}}^{\phantom{\mathsf{DDmax}}-\mathsf{V}} \mathsf{OLmax})}{\mathsf{I}_{\mathsf{OL}}^{\phantom{\mathsf{DL}}+\phantom{\mathsf{I}}\mathsf{I}_{\mathsf{L}}}}$$

So,

$$R_{P}min(1.8V) = \frac{1.85V}{3mA^{+}} I_{L}$$

$$R_{P}min(3V) = \frac{3.2V}{8mA^{+}} I_{L}$$

where  $I_L$  is the sum of the input currents of all the devices tied to the Ready/Busy signal.  $R_P$  max is determined by the maximum value of  $t_r$ .

Figure 31. Ready/Busy AC waveform





Figure 32. Ready/Busy Load Circuit






Figure 33. Resistor value versus waveform timings for Ready/Busy signal


1. T = 25°C.

### 11.2 Data Protection

The ST NAND device is designed to guarantee Data Protection during Power Transitions.


A  $V_{DD}$  detection circuit disables all NAND operations, if  $V_{DD}$  is below the  $V_{LKO}$  threshold.

In the  $V_{DD}$  range from  $V_{LKO}$  to the lower limit of nominal range, the  $\overline{WP}$  pin should be kept low  $(V_{IL})$  to guarantee hardware protection during power transitions as shown in the below figure.



# 12 Package mechanical

Figure 35. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline



<sup>1.</sup> Drawing is not to scale.

Table 26. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data

Cumbal		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.200			0.0472
A1	0.100	0.050	0.150	0.0039	0.0020	0.0059
A2	1.000	0.950	1.050	0.0394	0.0374	0.0413
В	0.220	0.170	0.270	0.0087	0.0067	0.0106
С		0.100	0.210		0.0039	0.0083
СР			0.080			0.0031
D1	12.000	11.900	12.100	0.4724	0.4685	0.4764
E	20.000	19.800	20.200	0.7874	0.7795	0.7953
E1	18.400	18.300	18.500	0.7244	0.7205	0.7283
е	0.500	_	-	0.0197	-	
L	0.600	0.500	0.700	0.0236	0.0197	0.0276
L1	0.800			0.0315		
α	3°	0°	5°	3°	0°	5°




Figure 36. VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline

1. Drawing is not to scale

Table 27. VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data

Complete		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.05			0.0413
A1		0.25			0.0098	
A2			0.70			0.0276
b	0.45	0.40	0.50	0.0177	0.0157	0.0197
D	9.50	9.40	9.60	0.3740	0.3701	0.3780
D1	4.00			0.1575		
D2	7.20			0.2835		
ddd			0.10			0.0039
E	12.00	11.90	12.10	0.4724	0.4685	0.4764
E1	5.60			0.2205		
E2	8.80			0.3465		
е	0.80	-	-	0.0315	-	-
FD	2.75			0.1083		
FD1	1.15			0.0453		
FE	3.20			0.1260		
FE1	1.60			0.0630		
SD	0.40			0.0157		
SE	0.40			0.0157		




Figure 37. VFBGA63 9x11mm - 6x8 active ball array, 0.80mm pitch, Package Outline


1. Drawing is not to scale

Table 28. VFBGA63 9x11mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data

Obl		millimeters	S		inches	
Symbol	Тур	Min	Max	Тур	Min	Мах
A			1.05			0.041
A1		0.25			0.010	
A2			0.70			0.028
b	0.45	0.40	0.50	0.018	0.016	0.020
D	9.00	8.90	9.10	0.354	0.350	0.358
D1	4.00			0.157		
D2	7.20			0.283		
ddd			0.10			0.004
E	11.00	10.90	11.10	0.433	0.429	0.437
E1	5.60			0.220		
E2	8.80			0.346		
е	0.80	_	_	0.031	_	_
FD	2.50			0.098		
FD1	0.90			0.035		
FE	2.70			0.106		
FE1	1.10			0.043		
SD	0.40	_	_	0.016	_	_
SE	0.40	_	_	0.016	_	_

## 13 Part numbering

Table 29. Ordering Information Scheme



E = Lead Free Package, Standard Packing

F = Lead Free Package, Tape & Reel Packing

- 1. x16 organization only available for MCP Products.
- 2. For NAND02G-B2C devices only.
- 3. For NAND01G-B2B devices only.

Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest ST Sales Office.

# 14 Revision history

Table 30. Document Revision History

Date	Version	Revision Details
18-May-2006	0.1	First Issue
01-Jun-2006	1	Datasheet status changed to Preliminary Data.
09-Jun-2006	2	VFBGA63 9x11x1mm package added for NAND01G-B2B devices and VFBGA63 9.5x12x1mm dedicated to NAND02G-B2C devices.
23-Nov-2006	3	Note 2 below <i>Commands</i> removed.  Overview of <i>Section 6.1: Read Memory Array</i> updated. Paragraph concerning Exit Cache Read command updated in <i>Section 6.2: Cache Read</i> . Block Replacement section replaced by <i>Section 8.2: NAND Flash memory failure modes</i> .  t <sub>WHALL</sub> added in <i>Table 24: AC Characteristics for Command, Address</i> ,
		Data Input.  RB waveform updated in Figure 25: Page Read operation AC waveform, and CL waveform modified in Figure 26: Page Program AC waveform.

61/62

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

